SimVision Debug can be used to debug digital, analog, or mixed-signal designs written in Verilog, SystemVerilog, e, VHDL, and SystemClanguages or a combination thereof. SimVision integrated debug supports signal-level and transaction-based flows across all IEEE-standard design, testbench, and assertion languages, in addition to concurrent visualization of hardware, software, and analog domains. SimVision Debug provides a unified simulation and debug environment that allows Incisive Enterprise Simulator to manage multiple simulation runs easily and to analyze both design and testbench behavior at any point in the verification processregardless of the composition.
Quickly take designs from concept to production. The Cadence Allegro PCB Designer quickly takes simple and complex designs from concept to production in a constraint-driven design system to ensure functionality and manufacturability. Scalable technology allows designers to cost-effectively match all current and future technological and methodological needs for teams, organizations, and projects of all sizes and complexities.
The CadenceAllegroPSpiceSimulator provides complete pre- and post-layout testing for analog and mixed-signal designs with powerful simulation, debugging, design, and analysis utilities. The Allegro PSpice Simulator includes Cadence PSpice technology at the core, providing fast and accurate simulations. This advanced analysis package includes utilities for sensitivity analysis, goal-based multi-parameter optimization, component stress and reliability analysis, and Monte Carlo analysis for yield estimation. The parametric plotter analyzes interdependence among parameters and converts simulation data into meaningful results. When combined with Allegro Design Entry HDL, the schematics drawn in Allegro PSpice Simulator can also drive PCB layout, significantly reducing design time and eliminating redrawing errors. It includes a large library of known models and behavioral modeling techniques that make refining the analog/digital interface a straightforward task.
Easy-to-use and powerful, CadenceAllegroDesign Entry Capture and Capture component information system (CIS) is the most widely used schematic design solution, supporting both flat and hierarchical designs from the simplest to the most complex. Seamless bi-directional integration with Allegro PCB enables data synchronization and cross-probing/placing between the schematic and the board design. Allegro Design Entry Capture and Capture CIS allows designers to back-annotate layout changes, make gate/pin swaps, and change component names or values from board design to schematic using the feedback process. It also comes with a large library of schematic symbols and can export netlists in a wide variety of formats.
The CadenceAllegroPCB Librarian provides a powerful mix of functionality that includes the ability to quickly import and manipulate data, split pins across multiple symbols, and define visibility for power and ground pins. The capability to automatically manage, track, and save part versions while continuously recording differences removes the need for manual intervention and greatly increases accuracy during the part creation process.
CadenceAllegroDesign Authoring is an enterprise-enabled design creation solution that allows schematic designers to create complex designs quickly and efficiently. It provides advanced productivity features such as reuse of previous schematic designs as blocks or sheetspartially or completely.